## REMARKS

The Examiner is thanked for the careful examination of the application. However, in view of the foregoing amendments and the remarks that follow the Examiner is respectfully urged to reconsider and withdraw the outstanding rejections.

### Information Disclosure Statement:

A new Information Disclosure Statement is filed concurrently herewith wherein the copending applications have been defined in accordance with the 37 C.F.R. §1.98(b)(3).

### Priority:

A certified copy of the priority document, JP 2000-259816 was filed with this application on August 22, 2001. A copy of the postcard receipt is submitted herewith.

### Drawings:

In accordance with the request from the Examiner, the drawings have been amended to conform to the specification. Accordingly, the Examiner is respectfully requested to reconsider and withdraw the objection to the drawings.

### Specification:

As requested by the Examiner, a new title has now been used for this application. The new title is descriptive of the claims.

### Claim Rejections – 35 U.S.C. §101:

In accordance with the request by the Examiner, the preamble of claim 11 has been amended, as requested. Accordingly, the Examiner is respectfully requested to reconsider and withdraw the outstanding rejection to claims 11-13.

## Claim Rejections – 35 U.S.C. §112:

The claims have been amended as suggested by the Examiner to overcome the rejection under 35 U.S.C. §112, second paragraph. Accordingly, the Examiner is respectfully urged to reconsider and withdraw the outstanding rejections.

## Art Rejection:

Claims 1-13 have been rejected under 35 U.S.C. §102(b) as allegedly being anticipated by U.S. Patent No. 5,093,908, hereinafter *Beacom et al.* In response to the outstanding rejection, each of the claims have been amended to more clearly define the present invention. Specifically, the claims now define, among other elements, not only the special purpose data processing unit and the dedicated circuit portion, but also the sequence control portion that supplies first control signals for controlling the dedicated circuit portion and a selector for supplying the dedicated circuit portion with selected control signals between the first control signals supplied from the sequence control portion and the second control signals supplied from the general purpose data processing unit.

In an exemplary embodiment of the present invention, the sequence control portion corresponds to the Finite State Machine (FSM) 14 which outputs control signals set in advance for execution of a specific data processing. In the same exemplary embodiment, the claimed selector corresponds to a selection circuit 17. Both the FSM 14 and the selector 17 are illustrated in Figure 2.

According to at least one embodiment of the invention, the FSM 14 is able to provide signals c1 to the data path portion 15. In addition, the general purpose data processing unit PU 2 is able to supply signals c2 to the data path portion 15. The selector 17 selectively switches between the control signals supplied from the

sequence control portion and the control signals supplied from the general purpose

data processing unit. In addition, the claims further define that the control signals

from the general purpose data processing unit supersede the control signals from

the sequence control portion.

Such a system is not taught or suggested by *Beacom et al.* In *Beacom et al.*,

element 302 supplies a hold signal. However, the hold signal is not a control signal

for the coprocessor 120. The element 302 outputs a signal to the control store 130

not to the coprocessor. In *Beacom et al.*, the sequencer 301 starts a cycle, the

sequencer 301 controls the coprocessor and is not superseded, as is evident from

the sequence illustrated in Figure 4.

Accordingly, the claims, as now amended, are clearly patentable over

*Beacom et al.*

In view of the foregoing amendments and remarks, the Examiner is

respectfully urged to reconsider and withdraw the outstanding rejections.

In the event that there are any questions concerning this Amendment, or the

application is general, the Examiner is respectfully urged to telephone the

undersigned attorney so that prosecution of the application may be expedited.

Respectfully submitted,

BURNS, DOANE, SWECKER & MATHIS, L.L.P.

Date: __October 18, 2004__      By: _William C. Rowland_

William C. Rowland
Registration No. 30,888

P.O. Box 1404
Alexandria, Virginia 22313-1404
(703) 836-6620

VA 447063.1

## AMENDMENTS TO THE DRAWINGS:

Figs. 1, 2, and 11 with proposed corrections in red.  Formal revised copies of

Figs. 1, 2, and 11.

Attachments: Replacement Sheet

Annotated Sheet Showing Changes

*FIG. 1*

OIPE JC177
OCT 1 8 2004
PATENT & TRADEMARK OFFICE

Special purpose data processing unit (VU)

1

15 — Data *path* ~~pass~~ portion

$\phi$c1

14 — FSM

13 — V instruction decoder

16 — Interface registers (VR registers)

10

$\phi$ i

Interrupt signal

$\phi$v

2 Process unit (PU)

4

5

7

6

RAM for program codes

Fetch

Decode

F F

Execution unit (general registers, flag registers, ALU)

Data RAM

Fetch unit FU

$\phi$p

$\phi$s

8

9

3

*FIG. 2*

*FIG. 11*